It has been announced by Synopsys that it is collaborating with GLOBALFOUNDRIES (GF) to develop a broad portfolio of DesignWare IP, including Multi-Protocol 25G, USB 3.0 and 2.0, PCI Express 2.0, DDR4, LPDDR4/4X, MIPI D-PHY, SD-eMMC, and Data Converters, for GF’s 12-nanometer (nm) Leading-Performance (12LP) FinFET process technology.
Synopsys’ DesignWare IP on the GF 12LP process enables designers to implement the latest interface and analog IP solutions in their artificial intelligence (AI), cloud computing, mobile, and consumer system-on-chips (SoCs) on GF’s 12LP technology, which delivers a ten percent improvement in logic density and more than a 15% improvement in performance compared to previous FinFET generations. This collaboration is another extension to the long-standing relationship between the two companies, which has delivered DesignWare IP for GF’s processes from 180 to 12nm.
“In response to growing demand for differentiated, feature-rich FinFET offerings, we are collaborating with Synopsys to provide quality IP in GF’s processes, enabling designers to deliver differentiated products to a broad set of market segments,” said Mark Ireland, Vice President of Ecosystem Partnerships at GF. “The combination of our 12LP process with 3D FinFET transistor technology and Synopsys’ high-performance DesignWare IP allows our mutual customers to accelerate their time to volume production.”
“As the leading provider of interface IP, Synopsys continues to collaborate with key foundries, such as GF, to deliver DesignWare IP solutions for the latest FinFET process technologies,” said John Koeter, Vice President of Marketing for IP at Synopsys. “With Synopsys’ DesignWare IP portfolio in GF’s 12LP process, designers can efficiently integrate the necessary functionality into their complex SoCs while meeting the bandwidth and power requirements of their mobile and high-end computing applications.”
The DesignWare Multi-Protocol 25G PHY and Data Converter IP solutions are available now. The DesignWare USB 3.0 and 2.0, PCI Express 2.0, DDR4, LPDDR4/4X, MIPI D-PHY, and SD-eMMC IP solutions are in development and scheduled to be available in the second half of 2019.
