







Reference Design



LPV821

SNOSD36A - AUGUST 2017 - REVISED DECEMBER 2017

LPV821, 650nA, Precision, Nanopower, Zero-Drift Amplifier

1 Features

- Quiescent Current: 650 nA
- Low Offset Voltage: ±10 μV (Maximum)
- Offset Voltage Drift: ±0.096 μV/°C (Maximum)
- 0.1-Hz to 10-Hz Noise: 3.9 μV_{PP}
- Input Bias Current: ±7 pA
- Gain Bandwidth: 8 kHz
- Supply Voltage: 1.7 V to 3.6 V
- Rail-to-Rail Input/Output
- Industry Standard Package
 - Single in 5-pin SOT-23
- EMI Hardened

2 Applications

- Battery-Powered Instruments
- Gas Detection
- Process Analytics
- Fault Monitoring
- Current Sensing
 - Shunt Resistor
 - Current Transformer
- Temperature Measurements
- High Impedance Thermistors
- RTD's, Thermocouples
- Strain Gauges
 - Electronic Scales
 - Pressure Sensors

3 Description

The LPV821 is a single-channel, nanopower, zerodrift operational amplifier for "Always ON" sensing applications in wireless and wired equipment where low input offset is required. With the combination of low initial offset, low offset drift, and 8 kHz of bandwidth from 650 nA of quiescent current, the LPV821 is the industry's lowest power zero-drift amplifier that can be used for end equipment that monitor current consumption, temperature, gas, or strain gauges.

The LPV821 zero-drift operational amplifier uses a proprietary auto-calibration technique to simultaneously provide low offset voltage (10 μ V, maximum) and minimal drift over time and temperature. In addition to having low offset and ultra-low quiescent current, the LPV821 amplifier has pico-amp bias currents which reduce errors commonly introduced in applications monitoring sensors with high output impedance and amplifier configurations with megaohm feedback resistors.

Device Information⁽¹⁾

PART NUMBER	CHAN COUNT	PACKAGE	BODY SIZE (NOM)
LPV821	1	SOT-23 (5)	2.90 mm × 1.60 mm
LPV822 (2)	2	WSON (8)	2.00 mm × 2.00 mm


Precision Nano-Power Amplifier Family

FAMILY	CHAN COUNT	I _Q PER CHAN	V _{OS} (MAX)	V _{SUPPLY}
LPV821	1	650 nA	10 µV	1.7 to 3.6 V
LPV811	1	450 nA	370 µV	1.6 to 5.5 V
LPV812	2	425 nA	300 µV	1.6 to 5.5 V
OPA369	1,2	800 nA	750 µV	1.8 to 5.5 V

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) Planned for near-future release

Low-Side, Always-On Current Sense





TEXAS INSTRUMENTS

www.ti.com

Table of Contents

1	Feat	tures 1					
2	Applications 1						
3	Des	cription1					
4	Des	cription (continued)2					
5	Rev	ision History 2					
6	Pin	Configuration and Functions 3					
7	Spe	cifications4					
	7.1	Absolute Maximum Ratings 4					
	7.2	ESD Ratings 4					
	7.3	Recommended Operating Conditions 4					
	7.4	Thermal Information 4					
	7.5	Electrical Characteristics 5					
	7.6	Typical Characteristics 6					
8	Deta	ailed Description 12					
	8.1	Overview 12					
	8.2	Functional Block Diagram 12					
	8.3	Feature Description 12					

	8.4	Device Functional Modes 13
9	Арр	lication and Implementation 15
	9.1	Application Information 15
	9.2	Typical Applications 15
10	Pow	ver Supply Recommendations 16
11	Lay	out
	11.1	Layout Guidelines 17
	11.2	Layout Example 17
12	Dev	ice and Documentation Support 18
	12.1	Device Support
	12.2	Related Links 18
	12.3	Receiving Notification of Documentation Updates 18
	12.4	Community Resources 18
	12.5	Trademarks 18
	12.6	Electrostatic Discharge Caution 18
	12.7	Glossary 18
13	Mec	hanical, Packaging, and Orderable
	Info	rmation 18

4 Description (continued)

The LPV821 amplifier also features an input stage with rail-to-rail input common mode range and an output stage that swings within 12 mV of the rails, maintaining the widest dynamic range possible. The device is EMI hardened to reduce system sensitivity to unwanted RF signals from mobile phones, WiFi, radio transmitters, and tag readers.

The LPV821 zero-drift amplifier operates with a single supply voltage as low as 1.7V, ensuring continuous performance in low battery situations over the extended temperature range of -40°C to 125°C. The LPV821 (single) is available in industry standard 5-pin SOT-23.


5 Revision History

Cł	hanges from Original (August 2017) to Revision A Pa	ge
•	Changed Advanced Information to Production Data Release	1



LPV821 SNOSD36A – AUGUST 2017–REVISED DECEMBER 2017

6 Pin Configuration and Functions



Pin Functions: LPV821 DBV

PIN		I/O	DESCRIPTION	
NAME	NUMBER	1/0	DESCRIPTION	
OUT	1	0	Output	
V–	2	Р	Negative (lowest) power supply	
+IN	3	I	Non-Inverting Input	
–IN	4	I	Inverting Input	
V+	5	Р	Positive (highest) power supply	

7 Specifications

7.1 Absolute Maximum Ratings

See $^{(1)}$

		MIN	MAX	UNIT	
	Supply, $V_S = (V+) - (V-)$	-0.3	4		
Voltage	Input/Output Pin Voltage ^{(2) (3)}	(V–) - 0.3	(V+) + 0.3	V	
	Differential Input Voltage +IN - (-IN) ⁽²⁾	- 0.3	+ 0.3		
Current	Signal input terminals ⁽²⁾	-10	10		
	Output short-circuit ⁽⁴⁾	Continuous	Continuous	mA	
Junction temperature			150		
Operating ambient temperature			125	°C	
Storage temperature	-65	150			

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails should be current limited to 10 mA or less.

(3) Not to exceed -0.3V or +4.0V on ANY pin, referred to V-

(4) Short-circuit to ground, one amplifier per package.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Supply voltage	V _S = (V+) - (V–)	1.7	3.6	V
Specified temperature		-40	125	°C

7.4 Thermal Information

		LPV821	
	THERMAL METRIC	DBV (SOT)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	218.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	101.3	°C/W
R_{\thetaJB}	Junction-to-board thermal resistance	52.9	°C/W
ΨJT	Junction-to-top characterization parameter	18.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	52.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

7.5 Electrical Characteristics

 $T_A = 25^{\circ}C$, $V_S = 1.8$ V to 3.3 V, $V_{CM} = V_{OUT} = V_S/2$, and $R_L \ge 10$ M Ω to V_S / 2, unless otherwise noted.


PARAMETER		TEST CON	TEST CONDITIONS		TYP	MAX	UNIT	
OFFSET	VOLTAGE							
V _{OS}	Input offset voltage	V _S = 3.3 V			±1.5	±10	μV	
dV _{OS} /dT	Input offset voltage drift	$T_A = -40^{\circ}$ C to 125°C, $V_S = 3.3$ V			±0.02	±0.096	μV/°C	
PSRR	Power-supply rejection ratio	$V_{\rm S} = 1.8 \text{ V to } 3.3 \text{ V}$			0.4	4.5	μV/V	
INPUT								
BIAS CU	RRENT							
		+IN	T _A = 25°C		7		l	
IB	Input bias current		T _A = 125°C		7		pА	
.в		-IN	T _A = 25°C		-7		P	
			T _A = 125°C		-250			
I _{OS}	Input offset current				14		pА	
NOISE								
En	Input voltage noise	f = 0.1 Hz to 10 Hz			3.9		μV_{PP}	
e _n	Input voltage noise density	f = 100 Hz			215		nV/√Hz	
i _n	Input current noise density	f = 100 Hz			1		fA/√Hz	
INPUT VOLTAG	E							
V _{CM}	Common-mode voltage range			(V–)		(V+)	V	
CMRR	Common-mode rejection ratio	(V–) \leq V _{CM} \leq (V+), V _S = 3.3 V	100	125		dB		
INPUT CAPACI	TANCE Differential				3.3		pF	
	Common-mode				3.7		pF	
OPEN-LO	DOP GAIN					1		
A _{OL}	Open-loop voltage gain	$(V-) + 0.1 V \le V_0 \le (V+) - 0.1 V,$	$R_L = 100 \text{ k}\Omega \text{ to } V_S / 2$		135		dB	
FREQUE	NCY RESPONSE							
GBW	Gain-bandwidth product	$C_L = 20 \text{ pF}, R_L = 10 \text{ M}\Omega$			8		kHz	
SR	Slew rate	G = +1, C _L = 20 pF			3.3		V/ms	
OUTPUT		-						
V _{OH}	Voltage output swing from positive rail	$R_{\rm L}$ = 100 k Ω to V+/2, V_{\rm S} = 3.3 V				12	m\/	
V _{OL}	Voltage output swing from negative rail	$\rm R_L$ = 100 k Ω to V ⁺ /2, V_S = 3.3 V				12	mV	
	Short circuit current	Sourcing, V _O to V–, V _{IN (diff)} = 100 mV, V _S = 3.3 V			21		m۸	
I _{SC}	Short-circuit current	Sinking, V _O to V+, V _{IN (diff)} = -100 mV , V _S = 3.3 V			50		mA	
CL	Capacitive load drive				See Table 1			
Zo	Open-loop output impedance	f = 100 Hz, I _O = 0 A			80		kΩ	
POWER SUPPLY								
l _Q	Quiescent current per channel	$V_{CM} = V_S/2, I_O = 0, V_S = 3.3 V$			650	790	nA	
		0m 0,0 7 0		1				

LPV821 SNOSD36A – AUGUST 2017– REVISED DECEMBER 2017 TEXAS INSTRUMENTS

www.ti.com


7.6 Typical Characteristics

At $T_A = 25^{\circ}$ C, $V_S = 3.3$ V, $V_{CM} = V_{OUT} = V_S/2$, $C_L = 20$ pF, and $R_L \ge 10$ M Ω , unless otherwise noted.






Typical Characteristics (continued)



Typical Characteristics (continued)


At $T_A = 25^{\circ}$ C, $V_S = 3.3$ V, $V_{CM} = V_{OUT} = V_S/2$, $C_L = 20$ pF, and $R_L \ge 10$ M Ω , unless otherwise noted.





Typical Characteristics (continued)






TEXAS INSTRUMENTS

www.ti.com


Typical Characteristics (continued)

At $T_A = 25^{\circ}$ C, $V_S = 3.3$ V, $V_{CM} = V_{OUT} = V_S/2$, $C_L = 20$ pF, and $R_L \ge 10$ M Ω , unless otherwise noted.





Typical Characteristics (continued)



At $T_A = 25^{\circ}$ C, $V_S = 3.3$ V, $V_{CM} = V_{OUT} = V_S/2$, $C_L = 20$ pF, and $R_L \ge 10$ M Ω , unless otherwise noted.




8 Detailed Description

8.1 Overview

The LPV821 is a zero-drift, nanopower, rail-to-rail input and output operational amplifier. The device operates from 1.7 V to 3.7 V, is unity-gain stable, and is suitable for a wide range of general-purpose applications. The zero-drift architecture provides ultra low offset voltage and near-zero offset voltage drift.

8.2 Functional Block Diagram



8.3 Feature Description

The LPV821 is unity-gain stable and uses an auto-calibration technique to provide low offset voltage and very low drift over time and temperature. For lowest offset voltage and precision performance, optimize circuit layout and mechanical conditions. Avoid temperature gradients that create thermoelectric (Seebeck) effects in the thermocouple junctions formed from connecting dissimilar conductors. Cancel these thermally-generated potentials by assuring they are equal on both input terminals. Other layout and design considerations include:

- Use low thermoelectric-coefficient conditions (avoid dissimilar metals).
- Thermally isolate components from power supplies or other heat sources.
- Shield operational amplifier and input circuitry from air currents, such as cooling fans.
 Following these guidelines reduces the likelihood of junctions being at different temperatures, which can cause thermoelectric voltages of 0.1 μV/°C or higher, depending on materials used.

8.3.1 Operating Voltage

The LPV821 operational amplifier operates over a power-supply range of 1.7 V to 3.6 V (\pm 0.85 V to \pm 1.8 V). Parameters that vary over supply voltage or temperature are shown in the *Typical Characteristics* section.

CAUTION

Supply voltages higher than 4 V (absolute maximum) can permanently damage the device.



Feature Description (continued)

8.3.2 Input

The LPV821 input common-mode voltage range extends to the supply rails. Typically, the input bias current is approximately 7 pA; however, input voltages that exceed the power supplies can cause excessive current to flow into or out of the input pins. Momentary voltages greater than the power supply can be tolerated if the input current is limited to 10 mA. This limitation is easily accomplished with adding a resistor in series with the input, as shown in Figure 37.




Figure 37. Input Current Protection

8.3.3 Internal Offset Correction

The LPV821 operational amplifier combines an auto-calibration technique with a time-continuous 8-kHz operational amplifier in the signal path. The amplifier's offset is zero-corrected every 1 ms using a proprietary technique. This design has no aliasing or flicker (1/f) noise.

8.3.4 Input Offset Voltage Drift

The LPV821 operational amplifier's input voltage offset drift is defined over the entire temperature range of -40°C to 125°C. The maximum input voltage drift allows designers to calculate the worst-case input offset change over this temperature range. The maximum input voltage drift over temperature is defined using Equation 1:

 $dV_{OS}/dT = \Delta V_{OS} / \Delta T$

where

- ΔV_{OS} = Change in input offset voltage
- ΔT = Change in temperature (125°C (-40°C) = 165°C)
- dV_{OS}/dT = Input offset voltage drift

(1)

The LPV821 datasheet maximum value for input offset voltage drift is specified for a sample size with a C_{pk} (process capability index) of 2.0.

8.4 Device Functional Modes

The LPV821 has a single functional mode. The device is powered on as long as the power supply voltage is between 1.7 V (± 0.85 V) and 3.6 V (± 1.8 V).

8.4.1 EMI Performance and Input Filtering

Operational amplifiers vary in susceptibility to EMI. If conducted EMI enters the operational amplifier, the dc offset at the amplifier output can shift from its nominal value when EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. Although all operational amplifier pin functions can be affected by EMI, the input pins are likely to be the most susceptible. The LPV821 operational amplifier incorporates an internal input low-pass filter that reduces the amplifier response to EMI. Both common mode and differential-mode filtering are provided by the input filter.

Device Functional Modes (continued)

8.4.2 Driving Capacitive Load

The LPV821 is internally compensated for stable unity-gain operation, with a 8-kHz typical gain bandwidth. However, the unity-gain follower is the most sensitive configuration-to-capacitive load. The combination of a capacitive load placed directly on the output of an amplifier along with the output impedance of the amplifier creates a phase lag, which reduces the phase margin of the amplifier. If the phase margin is significantly reduced, the response is under-damped, which causes peaking in the transfer and, when there is too much peaking, the op amp might start oscillating.




Figure 38. Resistive Isolation of Capacitive Load

In order to drive heavy (> 50 pF) capacitive loads, use an isolation resistor, R_{ISO} , as shown in Figure 38. The value of the R_{ISO} to be used should be decided depending on the size of the C_L and the level of performance desired. Recommended minimum values for R_{ISO} are given in the following table, for 3.3V supply. Figure 39 shows the typical response obtained with the $C_L = 50$ pF $R_{ISO} = 160$ k Ω . By using the isolation resistor, the capacitive load is isolated from the output of the amplifier. The larger the value of R_{ISO} , the more stable the amplifier will be. If the value of R_{ISO} is sufficiently large, the feedback loop is stable, independent of the value of C_L . However, larger values of R_{ISO} (e.g. 50 k Ω) result in reduced output swing and reduced output current drive.

Table 1. Capacitive Loads vs. Needed Isolation Resistors

CL	R _{ISO}
0 – 20 pF	not needed
50 pF	160 kΩ
100 pF	140 kΩ
500 pF	54.9 kΩ
1 nF	33 kΩ
5 nF	15 kΩ
10 nF	5.62 kΩ




Figure 39. Typical Step Response



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LPV821 is a unity-gain stable, precision operational amplifier with very low offset voltage drift; the device is also free from output phase reversal. Applications with noisy or high-impedance power supplies require decoupling capacitors close to the device power-supply pins. In most cases, 0.1-µF capacitors are adequate.

9.2 Typical Applications

9.2.1 Low-Side Current Measurement

This single-supply, low-side, current-sensing solution shown in Figure 40 detects load currents up to 1 A. This design uses the LPV821 because of its low offset voltage and rail-to-rail input and output. The LPV821 in the main signal path is configured as a difference amplifier and a second LPV821 provides a buffered bias voltage to allow transition of signal below and above the bias level for bi-direction current sensing. The low offset voltage and offset drift of the LPV821 facilitate excellent dc accuracy for the circuit.




Figure 40. Low-Side Current Measurement

9.2.1.1 Design Requirements

The design requirements are as follows:

- Supply Voltage: 3.3 V DC
- Input: 1 A (Max)
- Output: 1.65V ± 1.54 V ; (110 mV to 3.19 V)

Typical Applications (continued)

9.2.1.2 Detailed Design Procedure

Referring to Figure 40, the load current passing though the shunt resistor (Rshunt) develops the shunt voltage, Vshunt across the resistor. The shunt voltage is then amplified by the LPV821 by the ratio of R4 by R3. The gain of the difference amplifier is set by the ratio of R4 to R3. To minimize errors, set R2 = R4 and R1 = R3. The bias voltage is supplied by buffering a resistor divider using a second LPV821 nanopower op amp. The circuit equations are provided below.

$V_{out} = V_{shunt} * Gain_{Diff} + V_{bias}$	(2)
$V_{shunt} = I_{load} * R_{shunt}$	(3)
$Gain_{Diff} = R_4 / R_3$	(4)
$V_{\text{bias}} = [R_6 / (R_6 + R_5)] * V_{CC}$	(5)
$R_{shunt} = [V_{shunt} (max)] / [I_{load} (max)]$	(6)

Because V_{shunt} is a low-side measurement, a maximum value 100 mV was selected.

 $R_{shunt} = V_{shunt} / I_{load} = 100 mV / 1A = 100 m\Omega$

(7)

The tolerance of the shunt resistor, the ratio of R4 to R3 and the ratio of R2 to R1 are the main sources of gain error in the signal path. To optimize the cost, a shut resistor with a tolerance of 0.5% was chosen. The main sources of offset errors in the circuit are the voltage divider network comprise of R5, R6 and how closely the ratio of R4 / R3 matches the ratio of R2 / R1. The latter value affects the CMRR of the difference amplifier, ultimately translating to an offset error.

The shunt voltage is scaled down by a divider network made of R1 and R2 before reaching the LPV821 amplifier stage. The voltage present at the non-inverting node of the LPV821 should not exceed the common-mode range of the device. The extremely low offset voltage and drift of the LPV821 ensures minimized offset error in the measurement.

In case a bi-direction current sensing is required, for symmetric load current of -1 A to 1 A, the voltage divider resistors R5 and R6 must be equal. To minimize power consumption, 100-k Ω resistors with a tolerance of 0.5% were selected.

To set the gain of the difference amplifier, the common-mode range and output swing of the LPV821 must be considered. The gain of the difference amplifier can now be calculated as shown below

Gain = [Vout (max) - Vout (min)] / [$R_{shunt} * (I_{max} - I_{min})$] = [3.2 V - 100 mV] / [100 m Ω] * [1A - (-1A)] = 15.5 V / V (8)

10 Power Supply Recommendations

The LPV821 is specified for operation from 1.7 V to 3.6 (\pm 0.85 V to \pm 1.8 V); many specifications apply from -40°C to 125°C. The *Typical Characteristics* presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages larger than 4 V can permanently damage the device (see the *Absolute Maximum Ratings*).

TI recommends placing 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, refer to the *Layout* section.



11 Layout

11.1 Layout Guidelines

11.1.1 General Layout Guidelines

Pay attention to good layout practices. Keep traces short and when possible, use a printed-circuit-board (PCB) ground plane with surface-mount components placed as close to the device pins as possible. Place a $0.1-\mu$ F capacitor closely across the supply pins. Apply these guidelines throughout the analog circuit to improve performance and provide benefits, such as reducing the electromagnetic interference (EMI) susceptibility.

Operational amplifiers vary in susceptibility to radio frequency interference (RFI). RFI can generally be identified as a variation in offset voltage or DC signal levels with changes in the interfering RF signal. The LPV821 is specifically designed to minimize susceptibility to RFI and demonstrates remarkably low sensitivity compared to previous generation devices. Strong RF fields may still cause varying offset levels.

11.2 Layout Example




Figure 41. SOT-23 Layout Example

TEXAS INSTRUMENTS

www.ti.com

12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

TINA-TI SPICE-Based Analog Simulation Program

DIP Adapter Evaluation Module

TI Universal Operational Amplifier Evaluation Module

TI FilterPro Filter Design Software

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
LPV821	Click here	Click here	Click here	Click here	Click here	

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



15-Dec-2017

PACKAGING INFORMATION

Γ	Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
		(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
	PLPV821DBV	ACTIVE	SOT-23	DBV	5	250	TBD	Call TI	Call TI	-40 to 125		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters. A.
 - This drawing is subject to change without notice. Β.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
 - D. Falls within JEDEC MO-178 Variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated