The industry’s broadest portfolio for 56G/112G SerDes clocking

Silicon Labs has expanded its timing portfolio to meet the high-performance clocking requirements of 56G PAM-4 SerDes and emerging 112G serial applications. With this portfolio expansion, Silicon Labs is the only timing supplier to offer a comprehensive selection of clock generators, jitter attenuating clocks, voltage-controlled crystal oscillators (VCXOs) and XOs for 100/200/400/600G designs that satisfy sub-100fs reference clock jitter requirements with margin.

Leading manufacturers of switch SoCs, PHYs, FPGAs and ASICs, including Broadcom, Inphi, Intel, MACOM, Marvell, MediaTek and Xilinx, are migrating to 56G PAM-4 SerDes technology to support higher bandwidth 100G+ Ethernet and optical networking designs.

To meet the stringent requirements of 56G SerDes reference clocks, hardware developers often require clocks with sub-100fs (typical) RMS phase jitter specifications.

These designs typically use a mix of other frequencies for CPU and system clocks. Silicon Labs is the first timing supplier to provide fully integrated clock IC solutions for 56G designs that integrate SerDes, CPU and system clocks into a single device.

In 56G applications, hardware developers often seek complete clock tree solutions guaranteeing sub-100fs RMS phase jitter to ensure sufficient margin and de-risk product development.

Thus, Silicon Labs’ clock and oscillator products meet these stringent 56G SerDes requirements today, as well as the needs of emerging 112G serial SerDes designs that will ramp in data center and communications applications in the future.

“Silicon Labs’ new clock generators, jitter attenuators and VCXO/XOs comprise the industry’s broadest portfolio of frequency-flexible, ultra-low-jitter timing devices for the latest 56G SerDes-based 100/200/400/600G communications and data center designs,” said James Wilson, Senior Marketing Director for Silicon Labs’ timing products. “Whether our customers are designing synchronous or free-running systems, we offer the right ultra-high-performance timing solutions to meet their 56G SerDes application needs.”

Silicon Labs’ Si5391 is the industry’s lowest jitter, any-frequency clock generator. It is the only clock generator on the market that can provide all clock frequencies needed in 200/400/600G designs from a single IC. It also delivers sub-100fs RMS phase jitter performance for 56G SerDes reference clocks.

Featuring up to 12 differential outputs, the Si5391 clock is available in frequency flexible A/B/C/D grade options. A Precision Calibration P-grade option optimizes RMS phase jitter performance with a 69fs (typical) specification for the primary frequencies needed in 56G SerDes designs.

Therefore, the Si5391 is a true sub-100fs ‘clock tree on a chip’ solution designed to synthesize all output frequencies from the same IC while meeting 56G PAM-4 reference clock jitter requirements with margin.

Leader in frequency and performance

Silicon Labs’ Si539x jitter attenuators lead the industry in jitter performance and frequency flexibility.

Designed to meet the exacting specifications and high-performance requirements of Internet infrastructure, these ultra-low jitter clocks reduce cost and complexity for a wide range of timing applications.

Si539x any-frequency jitter attenuating clocks generate any combination of output frequencies from any input frequency while delivering jitter performance (90fs RMS phase jitter). Si5395/4/2 P-grade devices offer best-in-class jitter (69fs RMS typical phase jitter) for 56G/112G SerDes clocking applications.

The Si56x Ultra Series VCXO and XO family is suitable for next-generation high-performance timing applications requiring ultra-low jitter oscillators.

Si56x VCXO/XOs are customizable to any frequency up to 3GHz, supporting twice the operating frequency range of previous Silicon Labs VCXO products with half the jitter.

The Si56x oscillators are available with single, dual, quad, and I2C-programmable options in industry-standard 5mm x 7mm and 3.2mm x 5mm packages, enabling drop-in compatibility with traditional XO, VCXOs and VCSOs. This family features devices with typical phase jitter as low as 90fs.

In addition, Silicon Labs offers the Si54x Ultra Series XO family for applications requiring tighter stability and guaranteed long-term reliability, such as optical transport networking (OTN), broadband equipment, data centers and industrial systems.

Furthemore, the Si54x XOs are purpose-built for 56G designs, which rely on four-level pulse-amplitude modulation (PAM-4) signaling for serial data transmission to increase the bit rate per channel while keeping the bandwidth constant.

Finally, using an Si54x XO as a low-jitter reference clock maximizes signal-to-noise ratio (SNR) headroom, minimizes bit errors and enhances signal integrity. The Si54x family offers best-in-class performance, with typical phase jitter as low as 80fs.